Procedural blocks in Verilog Part 2 - LernX