Procedural blocks in Verilog Part 1 - LernX