Timing control in Verilog-Delay based - LernX